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1. Introduction
Quantum computation connects ideas from computer science and physics [1].
Reversible circuits are a necessary subclass whose realization is required for any
quantum computer to be universal. Three state quantum systems have recently been
discussed in the framework of cryptography [2], and the concept of a qudit cluster state
has been proposed [3]. Qudit systems received further study in [5] and [6] wherein
quantum hybrid gates acting on tensor products of qudits of different dimensions were
discussed. Recently synthesis for d-level systems showing asymptotic optimality was
also proposed [4]. The study in [5] and [7] found hybrid quantum gates that, when
considered to be controlled by and act on three level quantum systems define the
hybrid Toffoli, Swap and Not gates used in this paper. The physical realization of
these hybrid gates might be accomplished via spin systems [5,8] or quantum harmonic
oscillators [5, 8]. A universal set of ternary quantum gates enables the realization of
any tristate switching network on a candidate qudit realization.
The computer science community has also experienced recent interest in the
universal sets of gates required for ternary quantum computing systems; the main
results of which appear in [9, 10, 11]. In these gates, arbitrary Galois field operations
are used in the so-called Toffoli gates of the ESOP-based (Exclusive Sums-of-Products)
realization of binary reversible circuits, where Galois addition and multiplication
replace the XOR and And gates, respectively. The ESOP circuit synthesis programs
use heuristic rule-based search strategy to minimize each output as an Exclusive Sum
of Products realized as k-input (k ≤ n) Toffoli gates. We observe that the universality
discussed in the literature has an assumption that the inputs of gates can be set
to constant values, thus ancilla bits are used [9, 10, 11]. These programs can be
applied to large functions but their disadvantage is that they create m ancilla bits
(one for each output) and use multi-input gates that may be expensive. Although [5]
discussed entanglement generation‡ with and without ancilla qudits, in both the
physics and computer science community neither the ternary switching universality of
the introduced sets of gates nor the proof of a synthesis algorithms convergence was
given.
Group theory [12] has found particular use to generate reversible logic circuits [13].
Some notable results appear in [13] and [14] [15] [16] and are applicable to the synthesis
of quantum switching networks. The motivation of this paper is to find the universality
of a gate family [17] to be used in synthesis of ternary reversible circuits without ancilla
bits. We prove that ternary Swap, Not and Toffoli gates [5] are universal for realization
of arbitrary ternary n× n reversible circuits without ancilla bits. Moreover we create
an algorithm for one of these gate families that is provably convergent. Our algorithm
is constructive and effective in both space and time resources.
This paper is organized as follows. First, in Sec. 2, we introduce some basic
definitions of ternary switching networks and the needed group theory natation, terms
and results. We then present our main results: Theorem 1 and 2 after four Lemmas.
Second, we conclude this paper. Finally, in the appendix, we prove Lemma 4, and
present two examples to illustrate the synthesis process for a given ternary reversible
circuit.
‡ The reader wishing to develop background in the theory of quantum computation should consult
the textbook by Nielsen and Chuang [1] and the references therein.
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2. Main results
This section begins by presenting some basic definitions of ternary switching networks
and the needed group theory notation and terms.
Defintion 1 (Ternary reversible gate) Let B = {0, 1, 2}. A ternary logic circuit
f with n input variables, B1, . . . , Bn, and n output variables, P1, . . . , Pn, is denoted by
f : Bn → Bn, where < B1, . . . , Bn >∈ B
n is the input vector and < P1, . . . , Pn >∈ B
n
is the output vector. There are 3n different assignments for the input vectors. A
ternary logic circuit f is reversible if it is a one-to-one and onto function (bijection).
A ternary reversible logic circuit with n inputs and n outputs is also called an n× n
ternary reversible gate. There are a total of (3n)! different n × n ternary reversible
circuits.
The concept of a permutation group and its relationship with reversible circuits will
now be introduced.
Defintion 2 (Permutation) Let M = {d1, d2, . . . , dk}. A bijection § of M onto
itself is called a permutation on M . The set of all permutations on M forms a group
under composition of mappings, called a symmetric group on M . It is denoted by
Sk [12]. A permutation group is simply a subgroup [12] of a symmetric group.
A mapping s : M →M can be written as:
s =
( d1, d2, . . . , dk
di1 , di2 , . . . , di1
)
(1)
Here we use a product of disjoint cycles as an alternative notation for a mapping [12].
For example,
(d1, d2, d3, d4, d5, d6, d7, d8, d9
d1, d4, d7, d2, d5, d8, d3, d6, d9
)
(2)
can be written as (d2, d4)(d3, d7)(d6, d8). Denote ”( )” as the identity mappings direct
wiring and call this the unity element in a permutation group. The inverse mapping
of mapping s is denoted as s−1. As per convention, a product s⋆t of two permutations
applies mapping s before t.
We order the 3n different n-input assignment vectors as:
(0, 0, . . . , 0), (1, 0, . . . , 0), (2, 0, . . . , 0), (0, 1, . . . , 0), . . . , (2, 2, . . . , 2), (3)
and denote them by a1, a2, a3,. . . , am, where m = 3
n. Thus a n×n ternary reversible
circuit is just a permutation in Sm (where m = 3
n), and vice versa. Cascading two
gates is equivalent to multiplying two permutations. In what follows, no distinction
between an n × n reversible gate and a permutation in Sm (where m = 3
n) will be
made.
Defintion 3 (Swap Gate) A Swap gate Ei,j exchanges the i
th bit Bi and the j
th bit
Bj, i.e. Pi = Bj , Pj = Bi;Pr = Br, if r 6= i, j.
Defintion 4 (Ternary Not Gate) A Ternary Not Gate Nj is defined as: Pj =
Bj
⊕
3 1‖; Pi = Bi, if i 6= j. 1 ≤ j ≤ n.
§ Bijection: one-to-one, and onto mapping.
‖
⊕
3
denotes addition modulo 3
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Defintion 5 (Ternary Toffoli Gate) A Ternary Toffoli Gate T is defined such that
if B2 = B3 = . . . = Bn = 1, then P1 = B1
⊕
3 1; otherwise, P1 = B1, whereas Pi = Bi,
for i 6= 1. In other words, it maps d1 to d2, d2 to d3, d3 to d1, respectively, where
d1 = (0, 1, 1, . . . , 1), d2 = (1, 1, 1, . . . , 1), d3 = (2, 1, 1, . . . , 1), and the other assignment
vectors do not change.

d1
d2
d3
. . .

 =


0, 1, 1, . . . , 1
1, 1, 1, . . . , 1
2, 1, 1, . . . , 1
others


T
→


1, 1, 1, . . . , 1
2, 1, 1, . . . , 1
0, 1, 1, . . . , 1
others

 =


d2
d3
d1
. . .

 (4)
From the definition of T , we have T = (d1, d2, d3). Thus, T is a 3-cycle, and
T−1 = T ⋆ T , (T ⋆ T )−1 = T .
Defintion 6 (j-cycle) Let Sk be a symmetric group of symbols {d1, d2, . . . , dk},
then (di1 , di2 , . . . , dij ), where j ≤ k, is called a j-cycle. In particular, a j-cycle
(di, di+1, . . . , di+j−1) is called a neighbor j-cycle of Sk, for ∀1 ≤ i ≤ k − j + 1
Defintion 7 (even permutation and odd permutation) A permutation is even
if it is a product of an even number of 2-cycles and odd if it is an odd a product number
of 2-cycles.
Obviously, a 3-cycle is an even permutation. For instance, (1, 3, 2) = (2, 3) (3, 1).
The product of some even permutations is also an even permutation. The product
of an odd number of odd permutations is an odd permutation. The product of an
even number of even permutations with an odd number of odd permutations is an
odd permutation. The product of an even number of odd permutations is an even
permutation.
Lemma 1 Ei,j is: a product of 3
n−1 disjoint 2-cycle permutations, an odd
permutation and (Ei,j)
−1 = Ei,j .
Proof: 1 From the definition of Ei,j, we have the mapping of Ei,j in (5), thus the
disjoint 2-cycle’s (b1, b2), (b3, b4), (b5, b6) are in Ei,j. There are 3
n−2 cases for the
assignments of the n− 2 positions except Bi and Bj. Thus, there are 3
n−2 ⋆ 3 = 3n−1
disjoint 2-cycles in Ei,j . The other vectors do not change. Therefore, Ei,j is a product
of these 3n−1 disjoint 2-cycles. So Ei,j is an odd permutation and (Ei,j)
−1 = Ei,j.
For example, when n = 2, we have E1,2 = (d2, d4)(d3, d7)(d6, d8).
1, . . . , i, . . . , j, . . . , n 1, . . . , i, . . . , j, . . . , n

b1
b2
b3
b4
b5
b6
. . .


=


B1, . . . , 1, . . . , 0, . . . , Bn
B1, . . . , 0, . . . , 1, . . . , Bn
B1, . . . , 1, . . . , 2, . . . , Bn
B1, . . . , 2, . . . , 1, . . . , Bn
B1, . . . , 2, . . . , 0, . . . , Bn
B1, . . . , 0, . . . , 2, . . . , Bn
othervectors


Ei,j
→


B1, . . . , 0, . . . , 1, . . . , Bn
B1, . . . , 1, . . . , 0, . . . , Bn
B1, . . . , 2, . . . , 1, . . . , Bn
B1, . . . , 1, . . . , 2, . . . , Bn
B1, . . . , 0, . . . , 2, . . . , Bn
B1, . . . , 2, . . . , 0, . . . , Bn
othervectors


=


b2
b1
b4
b3
b6
b5
. . .


(5)
The Proof of Lemma 1 is therefore complete. Q.E.D.
Lemma 2 Ni is a product of 3
n−1 disjoint 3-cycle permutations and (Ni)
−1 = Ni⋆Ni,
(Ni ⋆ Ni)
−1 = Ni.
Proof: 2 The proof follows similarly to the proof of Lemma 1. Q.E.D.
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Lemma 3 Let Sk be a symmetric group of letters {d1, d2, . . . , dk}. Then every even
permutation can be generated by using only neighbor 3-cycles. Obviously, every even
permutation can be also generated by using only 3-cycles.
Lemma 3 is a well-known result in permutation group theory. It can be found in many
textbooks such as [12].
Lemma 4 For any three different assignment vectors u, s and t, the 3-cycle
permutation (u, s, t) can be generated by Not gate Nj, Swap gate Ei,j, and Toffoli
gate T.
The proof of Lemma 4 and some examples illustrating the synthesis process for a given
ternary reversible circuit are given in Appendix.
Theorem 1 All n× n ternary reversible circuits can be generated by Swap, Not, and
Toffoli gates.
Proof: 3 Let g be a n× n ternary reversible circuit.
Case 1: g is an even reversible circuit. According to Lemma 3, g can be generated
by some 3-cycle’s. According to Lemma 4, all 3-cycle’s can be generated by Swap, Not,
and Toffoli gates. Therefore, g can be generated by Swap, Not, and Toffoli gates.
Case 2: g is an odd reversible circuit. Then E1,2 ⋆g is an even reversible circuit.
From case 1, E1,2⋆g can be generated by Swap, Not, and Toffoli gates. (E1,2)
−1 = E1,2.
Thus, g can be generated by Swap, Not, and Toffoli gates. Q.E.D.
The following algorithm is given to synthesize any n× n ternary reversible circuit:
Algorithm: Synthesize any n× n ternary reversible circuit g.
Input: Swap gate, Not gate, Toffoli gate, and g;
(i) If g is an even permutation,
then g = C1 ⋆ C2 ⋆ . . . ⋆ Cs; (Ci are 3-cycles for i = 1, . . . , s)
(ii) Ci = Li,1 ⋆ Li,2 ⋆ . . . ⋆ Li,ti ; for i = 1, 2, . . . , s. (Li,j are Swap, or Not, or Toffoli
gates)
(iii) Return g = [L1,1 ⋆ . . . ⋆ L1,t1 ] ⋆ . . . ⋆ [Ls,1 ⋆ . . . ⋆ Ls,ts ].
(iv) If g is an odd permutation, then E1,2 ⋆ g = L1 ⋆L2 ⋆ . . . ⋆ Lh; (where Li are Swap,
or Not, or Toffoli gates)
(v) Return g = E1,2 ⋆ L1 ⋆ . . . ⋆ Lh.
This algorithm can be implemented in terms of the above Lemmas. Line 1 is
based on Lemma 3. Line 2 is a logical consequence from Lemma 4. Line 3 is a direct
result from line 1 and 2. In terms of Lemma 1 and lines 1, 2, and 3, we have Line 4.
From line 4 and Lemma 1, line 5 is derived.
In binary reversible logic, there is a result stating that: ”All n×n binary reversible
circuits can be generated by Swap, Not, and Toffoli gates [15, 17]”. This leads to
Conjecture 1 which represents an open problem. Although it has not been proven yet,
we strongly believe that it is true.
Conjecture 1 All n×n p-value (p ≥ 3) reversible circuits can be generated by Swap,
Not, and Toffoli gates (change modulo 3 to modulo p).
In the following, we give some properties of other ternary gates.
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Defintion 8 (Ternary Controlled-Not Gate) A Ternary Controlled-Not Gate
Cj,i is defined as: Pj = Bj
⊕
3 1 if Bi = 1, otherwise, Pj = Bj; further: Pm = Bm, if
m 6= j. Where 1 ≤ j 6= i ≤ n.
Defintion 9 (Ternary Multiply-Two Gate) A Ternary Multiply-Two Gate MTi
is defined as: Pi = Bi
⊗
3 2; Pm = Bm, if m 6= i, where
⊗
3 is the operation of
multiplication by modulo 3. 1 ≤ i ≤ n.
Theorem 2 All n×n ternary reversible circuits can be generated by Not, Controlled-
Not, Multiply-Two, and Toffoli gates.
Proof: 4 Using algorithm MLR in [18], we obtain:
Ei,j = MTi ⋆ Cj,i ⋆ Ci,j ⋆ Ci,j ⋆ MTj ⋆ Ci,j ⋆ Cj,i ⋆ Cj,i ⋆ MTi ⋆ Cj,i ⋆ Ci,j ⋆ Ci,j .
From Theorem 1, we can draw the conclusion that all n×n ternary reversible circuits
can be generated Not, Controlled-Not, Multiply-Two, and Toffoli gates. Q.E.D.
Based on the similarity to binary quantum switching networks, the set of Not,
Controlled-Not, Multiply-Two, and Toffoli gates is a more practical set for synthesis.
C-Not is a known gate and widely used gate as is the Not gate. The Toffoli is a natural
extension of C-Not and Not gates. Multiply-two is a single qudit gate so it should be
not expensive. The cost of quantum gates dependents on different technologies. We
hope this set has some cost advantage when it is used to realize any ternary reversible
circuit. In this paper, we just prove that this set is a universal set. But the synthesis
method based on the proof of theorem 2 is not length efficient. We are still looking
for a length efficient synthesis algorithm with this set.
3. Conclusion
We demonstrated that ternary Swap, ternary Not and ternary Toffoli gates are
universal for realization of arbitrary ternary n × n reversible circuits without ancilla
bits. We also proved that all n× n ternary reversible circuits can be generated Not,
Controlled-Not, Multiply-Two, and Toffoli gates. Our approach is constructive, so it
is effective in both space and time resources but not optimal.
The construction of qudit quantum gates (including ternary reversible gates)
was discussed in [5-8]. The costs of multi-level reversible gates dependents on the
realization of technologies. Our next plan is to find the cost of these ternary reversible
gates, and create an algorithm with optimal cost by using these gates.
Acknowledgments
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Appendix: A proof of Lemma 4
Lemma 4: For any three different assignment vectors u, s and t, the 3-cycle
permutation (u, s, t) can be generated by Not gate Nj, Swap gate Ei,j , and Toffoli
gate T .
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Proof : We denote the vectors u, s and t as the following matrix:
P =


u
s
t

 =


u1, u2, . . . , un
s1, s2, . . . , sn
t1, t2, . . . , tn


In the 3-row matrix P , a column having different elements is called a
heterogeneous column. Otherwise, it is called homogeneous column.
Let H =
[
P
Q
]
be the matrix composed of all the 3n different n-input assignments
where Q is composed of 3n−3 different n-input assignment vectors except u, s and t.
From the definition, the operations of Swap, Not, and Toffoli gates on H are as
follows.
• Swap gate Ei,j interchanges column i and column j.
• Not gate Ni is an operation
⊕
31 for all elements in column i.
• Toffoli gate T interchanges three rows: (0,1,1,. . . ,1) to (1,1,1,. . . ,1), (1,1,1,. . . ,1)
to (2,1,1,. . . ,1), (2,1,1,. . . ,1) to (0,1,1,. . . ,1), and the rest rows remain fixed.
Now we consider the matrix P for the following three cases:
Case 1: There is only one heterogeneous column in the matrix P .
(i) We can use a Swap gate Ei,j to exchange the heterogeneous column to the first
column position.
(ii) Using Not gates Nj , we can assign all the elements in the homogeneous columns
as values 1.
(iii) Using Toffoli gate T or T ⋆ T gates (if (u1, s1, t1) = (0,1,2), or (1,2,0), or (2,0,1),
use T , otherwise T ⋆T ), we can reorder the rows r1, r2, r3 to r2, r3, r1 in the matrix
P .
(iv) Finally, using the inverse of the Not and Swap gates used in steps 2 and 1 to
recover the changed digital numbers, we obtain the 3-cycle (u, s, t).
Denote P (i) and Q(i) as the image matrices of P and Q after the ith step,
i = 1, 2, 3, 4. Then the operations of the 4th step are as follows:
P (3)
step4
→
P (4) =


s
u
t

 , Q(3) step4
→
Q(4) = Q
This process means that an arbitrary 3-cycle permutation (u, s, t) with only one het-
erogeneous column in the matrix P can be generated by using Not gates, Swap gates
and one or two Toffoli gate(s). Example 1 shows this process.
Example 1: Let n = 3, u = (0, 0, 2), s = (0, 1, 2), t = (0, 2, 2). The column 2 is
heterogeneous.

u
s
t

 =


0, 0, 2
0, 1, 2
0, 2, 2

 E1,2
→
N2 ⋆ (N3)
2


0, 1, 1
1, 1, 1
2, 1, 1

 T
→


1, 1, 1
2, 1, 1
0, 1, 1


(N3)
−2 ⋆ (N2)
−1
→


1, 0, 2
2, 0, 2
0, 0, 2

 (E1,2)−1
→


0, 1, 2
0, 2, 2
0, 0, 2

 =


s
t
u


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Therefore,
(u, s, t)=E1,2 ⋆ N2 ⋆ N3 ⋆ N3 ⋆ T ⋆ (N3 ⋆ N3)
−1 ⋆ (N2)
−1 ⋆ (E1,2)
−1
=E1,2 ⋆ N2 ⋆ N3 ⋆ N3 ⋆ T ⋆ N3 ⋆ N2 ⋆ N2 ⋆ E1,2.
We use notation (N−13 )(N
−1
3 ) = (N3)
−2.
In fact, at the end of step 3, we can write a generating expression of (u, s, t) as
a product of the Swap gates, Not gates, and Toffoli gates without performing step 4.
We perform step 4 in Example 1 just to show that this process is correct.
Case 2: There are two heterogeneous columns among u, s and t.
(i) Using Swap gates, we can exchange columns such that the first and second
columns are heterogeneous and the number of different elements in the first
column is no more than that in the second column.
(ii) Using Not gates, set all the elements in the homogeneous columns as values 1.
(iii) Using Swap, Not, and Toffoli gates, set the elements of the second columns as
value 1. We have the following three subcases:
• Subcase 1: There are two different elements in the first column and three
different elements in the second column. Without loss of generality, we
assume u1 = s1 6= t1. Consider t2. If t2 6= 1, use N2 (if t2 = 0) or N2 ⋆ N2
(if t2 = 2) to interchange t2 to 1. Then use T (if t1
⊕
3 1 = u1) or T ⋆ T (if
t1
⊕
3 2 = u1) to interchange t1 to u1. If u1 = s1 = t1 6= 1, use N2 or N2 ⋆N2
to make the elements in column 1 be 1s. Finally, exchange columns 1 and 2.
As a result, the elements in the first column are different and the elements
of other elements in P are all 1s.
• Subcase 2: There are two different elements in the first column and the second
column, respectively. Without loss of generality, we assume u2 = s2 6= t2.
Then u1 6= s1. We use Not gate(s) to change u2 and s2 to 1s if they are not
1s. Then use T or T ⋆ T to change u1 and s1 such that the elements in the
first column are different with each other. Finally, exchange columns 1 and
2. Then, the resulting matrix P becomes the subcase 1.
• Subcase 3: There are three different elements in the first column and the
second column, respectively. Without loss of generality, we assume u2 = 1.
After using T , we change u1 to s1 or t1. Then, the resulting matrix P
becomes the subcase 1. For instance,

u
s
t

 =


0, 2, 1
1, 0, 1
2, 1, 1

 T
→


0, 2, 1
1, 0, 1
0, 1, 1

 (This is subcase 1).
(iv) Using Toffoli gate T or T ⋆ T to change the order of the first three vectors as
expected (we can reorder the rows r1, r2, r3 to r2, r3, r1).
(v) Finally, using the inverse of these Not gates, Swap gates and Toffoli gates in the
steps 3, 2, and 1 to recover these changed digital numbers, we obtain the 3-cycle
(u, s, t).
The action of the 5th step is:
P (4)
step5
→
P (5) =


s
t
u

 , Q(4) step5
→
Q(5) = Q.
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Example 2 shows the process executed in case 2.
Example 2: Let n = 3, u = (0, 0, 1), s = (0, 0, 2), t = (1, 0, 1).

u
s
t

 =


0, 0, 1
0, 0, 2
1, 0, 1

 E2,3
→


0, 1, 0
0, 2, 0
1, 1, 0

 N3
→


0, 1, 1
0, 2, 1
1, 1, 1

 (Step l and 2)
T
→


1, 1, 1
0, 2, 1
2, 1, 1

 E1,2
→


1, 1, 1
2, 0, 1
1, 2, 1




Now it
becomes
subcase 1

 (End step 3)
T ⋆ T
→


1, 1, 1
0, 1, 1
2, 1, 1

 (End step 4)(E
−1
1,2) ⋆ (T ⋆ T )
−1 ⋆ (N2)
−1
→


2, 0, 1
1, 2, 1
1, 1, 1


(E1,2)
−1 ⋆ T−1
→


0, 2, 1
1, 1, 1
0, 1, 1

 (N3)−1 ⋆ (E2,3)−1
→


0, 0, 2
1, 0, 1
0, 0, 1

 =


s
t
u


Therefore,
(u, s, t) = E2,3 ⋆ N3 ⋆ T ⋆ E1,2 ⋆ N2 ⋆ T ⋆ T ⋆ E1,2 ⋆ (T ⋆ T ) ⋆ (E1,2)
−1
⋆(T ⋆ T )−1 ⋆ (N2)
−1 ⋆ (E1,2)
−1 ⋆ (T )−1 ⋆ (N3)
−1 ⋆ (E2,3)
−1
= E2,3 ⋆ N3 ⋆ T ⋆ E1,2 ⋆ N2 ⋆ T ⋆ T ⋆ E1,2 ⋆ (T ⋆ T ) ⋆ E1,2
⋆T ⋆ N2 ⋆ N2 ⋆ E1,2 ⋆ T ⋆ T ⋆ N3 ⋆ N3 ⋆ E2,3.
In fact, after step 4, we can write a generating expression of (u, s, t) as a product of
the Swap gates, Not gates, and Toffoli gates without executing step 5. We perform
step 5 in Example 2 just to show that the process is correct.
Note: After finishing the whole process in case 1 and 2, the remaining 27-3 =
24 rows are not affected by the string of gates. And in the process, we can find the
realization without considering these 24 rows. Thus, we only act these gates on the
three rows u, s and t.
Case 3: There are more than two different bits among u, s and t.
Similar to the binary reflective Gray code [19], we can also reflectively encode the
ternary vectors in an order x1, x2, . . . , xm, where m = 3
n such that there is only one
bit different between two vectors xi and xi+1, for 1 ≤ i ≤ m − 1. Therefore, we can
find i < j < k, such that xi, xj , and xk are a permutation of u, s, and t, respectively.
Namely, (u, s, t) = (xi, xj , xk) or (u, s, t) = (xi, xj , xk)
2.
There are at most two different bits among xh, xh+1, xh+2, for 1 ≤ h ≤ m − 2.
According to case 1 and case 2, the 3-cycle (xh, xh+1, xh+2) can be generated by Swap,
Not, and Toffoli gates. Thus, according to Lemma 3, the 3-cycle (xi, xj , xk) can be
generated by Swap, Not, and Toffoli gates. As a result, (u, s, t) can be generated by
Swap, Not, and Toffoli gates. Q.E.D
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